

# LOAN DOCUMENT

**PHOTOGRAPH THIS SHEET**

DTC ACCESSION NUMBER

## LEVEL

## INVENTORY

**DOCUMENT IDENTIFICATION**

DISTRIBUTION STATEMENT

ACCESSION NO.		<input checked="" type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>
NTIS	GRAM	
DTIC	TRAC	
UNANNOUNCED		
JUSTIFICATION		
<hr/> <hr/> <hr/> <hr/>		
BY		
DISTRIBUTION/		
AVAILABILITY CODES		
DISTRIBUTION	AVAILABILITY AND/OR SPECIAL	
A-1		

**DISTRIBUTION STAMP**

**DATE ACCESSIONED**

**DATE RETURNED**

**REGISTERED OR CERTIFIED NUMBER**

DATE RECEIVED IN PTIC


PHOTOGRAPH THIS SHEET AND RETURN TO DTIC-FDAC

DTIC FORM 70A  
JUN 90

**DOCUMENT PROCESSING SHEET**

PREVIOUS EDITIONS MAY BE USED UNTIL  
STOCK IS EXHAUSTED.

## **LOAN DOCUMENT**



NO DISTRIBUTION  
STATEMENT

APPENDIX 18  
TECHNIQUES GENERATOR SOFTWARE DESIGN SPECIFICATION  
FINAL SOFTWARE REPORT  
DATA ITEM NO. A005

Reproduced From  
Best Available Copy

**INTEGRATED ELECTRONIC WARFARE SYSTEM  
ADVANCED DEVELOPMENT MODEL (ADM)**

7800987-18

PREPARED FOR  
NAVAL AIR DEVELOPMENT CENTER  
WARRINGTON, PENNSYLVANIA  
CONTRACT N62269-75-C-0070



ELECTROMAGNETIC  
SYSTEMS DIVISION

APPENDIX 18

TECHNIQUES GENERATOR SOFTWARE DESIGN SPECIFICATION  
FINAL SOFTWARE REPORT  
DATA ITEM A005

INTEGRATED ELECTRONIC WARFARE SYSTEM (IEWS)  
ADVANCED DEVELOPMENT MODEL (ADM)

Contract No. N62269-75-C-0070

Prepared for:

Naval Air Development Center  
Warminster, Pennsylvania

Prepared by:

RAYTHEON COMPANY  
Electromagnetic Systems Division  
6380 Hollister Avenue  
Goleta, California 93017

1 OCTOBER 1977

**RAYTHEON**RAYTHEON COMPANY  
LEXINGTON, MASS. 02173

CODE IDENT NO.

SPEC NO.  
53959-HM-0412

49956

SHEET  
1 OF

REV

TYPE OF SPEC

## UNIT SOFTWARE DEVELOPMENT SPECIFICATION

TITLE OF SPEC

COMPUTER PROGRAM DESIGN SPECIFICATION FOR IEMS TECHNIQUES  
GENERATOR

FUNCTION	APPROVED	DATE	FUNCTION	APPROVED	DATE
WRITER	H. McQuillen	8/5/76			

## REVISIONS

CHK	DESCRIPTION	REV	CHK	DESCRIPTION	REV
	9/13/76 Update Some Addresses In Flow HRM Charts & Add List III	A			

12/20/76

Changes are made in two modules, SC Technique-Channel Assignment, and SC Technique-Channel Parameter Change or Dismiss. The updated flow charts are:

Figure 7: Pg. 1-Added temporary storage (clear) for CFN.

Pg. 2-Added insertion of CHAN in word 9, and insertion of CFN in word 12.

Pg. 3-Added insertion of FN into CFN.

Pg. 4-Added restore of FM generator status when RR/RGPO Gen. unavailable.

Figure 8: Pg. 1-No change.

Pg. 2-No change.

Pg. 3-Added dismiss for RR/RGPO Gen., and for FM Gen.

Pg. 4-Added insertion of CHAN in word 9, and of FM Gen no.

in word 12.

Table A gives address and data for eight Technique programs to be stored in the Techniques Program memory. These are selected samples used during TGU integration and test.

REVISION															
SHEET NO.															
REV STATUS OF SHEETS	REVISION														
	SHEET NO.														

**RAYTHEON****RAYTHEON COMPANY**  
LEXINGTON, MASS. 02173

CODE IDENT NO.

SPEC NO.  
53959-HM-0412**49956**SHEET  
2 OF 17

REV

IEWS SOFTWARE SPECIFICATION - COMPUTER  
PROGRAM DESIGN SPEC FOR TECHNIQUES GENERATOR

- 1.0 Scope
- 2.0 Applicable Documents
- 3.0 Requirements
  - 3.1 Function/Allocation Description
  - 3.2 Functional Descriptions
    - 3.2.1 Initialize Module
    - 3.2.2 Loop Module
    - 3.2.3 SC Write Fault Module
    - 3.2.4 SC Assignment-Frequency, ACN Module
    - 3.2.5 SC Technique-Channel Assignment Module
    - 3.2.6 SC Technique-Channel Parameter Change or Dismiss Module
    - 3.2.7 SC Program Control Module
    - 3.2.8 Channel-VCO Frequency Set-On Module
    - 3.2.9 Auxiliary Bus Frequency Module
    - 3.2.10 RAN-RAP Cover Module
    - 3.2.11 RAN-RAP Cover and Early Module
    - 3.2.12 RAN-RAP Cover and Late Module
    - 3.2.13 RAN-RAP Cover, Early and Late Module
    - 3.2.14 RGPO Module
    - 3.2.15 Frequency Update Subroutine
    - 3.2.16 Convert and Load Tuning Subroutine
    - 3.2.17 RAN-RAP A Version Subroutine
  - 3.3 Storage and Processing Allocation
  - 3.4 Computer Program Functional Flow
  - 3.5 Programming Guidelines

**RAYTHEON**RAYTHEON COMPANY  
LEXINGTON, MASS. 02173CODE IDENT NO.  
**49956**SPEC NO.  
**53959-HM-0412**

3 SHEET OF 47 REV

**1.0**      SCOPE

The computer program specified herein shall be entitled IEWS Techniques Generator Controller Program. The Techniques Generator Unit is part of the Integrated Electronics Warfare System, IEWS being developed for test and evaluation to determine operational usefulness for advanced combat aircraft.

**2.0**      APPLICABLE DOCUMENTS

The following documents, form a part of this specification to the extent specified herein. In the event of conflict, the requirements of this specification shall govern.

AETD-XAV-1000

Experimental and Developmental Specification IEWS (Integrated Electronic Warfare System)

WS-8506

Requirements for Digital Computer Program Documentation

**RAYTHEON SPECIFICATIONS**

53959-HM-0410

Unit Hardware Development Specification - IEWS Hardware Spec. - Techniques Generator

53959-HM-0411

Unit Hardware Development Specification - IEWS Hardware Spec. - Transmitter Control - MAAS

53959-CD-1401

Interface Control Document Spec. - Daisy Chain Bus ICD

53959-JK-1003

Interface Control Document Spec. - Auxiliary Bus ICD

**RAYTHEON**RAYTHEON COMPANY  
LEXINGTON, MASS. 02173

CODE IDENT NO.

**49956**

SPEC NO.

53959-HM-0412

4

SHEET  
OF 47

REV

Eqpt. Division I

RP-16 Microprocessor

Eqpt. Division II

Computer Program Package Specification

Raytheon RP-16 Relocatable Macro

Assembler Functional Specification

3.0

REQUIREMENTS

3.1

## FUNCTION/ALLOCATION DESCRIPTION

The IEWS Techniques Generator Controller Program shall be the software portion of Techniques Generator. It shall run in the T.G. Controller/Processor hardware which is implemented with an RP-16 Microprocessor. Together with the hardware, the program shall provide the overall T.G. functions described in paragraph 3.1.1, and the Controller/Processor functions described in paragraph 3.1.2.1, both of applicable document 53959-HM-0410, T.G. hardware specifications.

The TG Controller Program shall be structured in the modules and relationships as shown in Figure 1. Basically, once initialized, the program shall be interrupt-driven. The two hierarchy modules are Initialize (INLZ), and Loop (LOOP). At power up or as required, the System Controller, SC, or a Local Control Panel, LCP, shall be able to put the program to start of INLZ. Either of the two shall be able to command run.

INLZ shall initialize all variables, assignments and generators and transfer to LOOP. LOOP shall basically enable interrupts and run in an idle loop awaiting interrupts. All service routines shall return to LOOP to await further interrupts.

There shall be twelve types of interrupt service modules as shown in Figure 1 and Figure 2, VIZ.,

SC Write Fault (SCWF)

SC Assignment - Frequency, ACN (SCAFA)





Fig. 1. Track, road, and collector between  
points of "a" and "b".

Page 1 of 2



see Fig. 1 for  
most relationships  
to reinforce or  
protecting

Fig. 2. Reflex movement Type 5

to earn - Rap was good reader

Mr. President

**RAYTHEON****RAYTHEON COMPANY**  
LEXINGTON, MASS. 02173

CODE IDENT NO.

**49956**SPEC NO.  
53959-HM-0412SHEET  
7 OF 47

REV

SC Technique-Channel Assignment (SCTA)  
SC Technique-Channel Parameter Change, Dismiss (SCTCC)  
SC Program Control (Currently Growth) (SCPC)  
Channel-VCO Frequency Set-On (CVFSO)  
Auxiliary Bus-Frequency (ABFR)  
RAN-RAP Cover (RRC)  
RAN-RAP Cover and Early (RRCE)  
RAN-RAP Cover and Late (RRCL)  
RAN-RAP Cover, Early, Late (RRCEL)  
Range Gate Pull-Off (RGPO)

Note in Figure 1 that the last five module types shall service four RAN-RAP RGPO Technique Generators. Interrupt level selects the general service. Within the interrupt level the three least significant bits, LSB's, of the hardware interrupt vector shall identify a particular service module. Within any of these levels, the device requesting service determines the vector, only one vector per service request.

Interrupt services have horizontal modularity, i. e., service routines are independent of one another.

Finally, there are three subroutines:

Frequency Update (FUP)  
Convert and Load Tuning (CLT)  
RAN RAP -A Version (RRA)

Relationships of subroutines to service module users are shown in Figures 1 and 2.

At the end of any service-routine execution, the program shall return to LOOP. For this development the software shall enable interrupts only during LOOP. Nesting of interrupt services is a software growth capability. The hardware is capable of supporting such nesting.

### 3.2 FUNCTIONAL DESCRIPTIONS

Each IEWS T.G. Controller Program module shall implement the corresponding flow diagram given herein. Each flow diagram shows the fixed hardware addresses involved. Externally interchanged word formats shall be as specified in the referenced, associated document, 53959-HM-0410, "Unit Hardware Development Specification - IEWS Hardware Spec. - Techniques Generator". Programmable variables within programs shall have the values given on the diagrams. Some of these modules might change as a result of development tests. Internal word formats can vary from those herein if more practical. Program Tables are given in paragraph 3.3

#### 3.2.1 Initialize (INLZ) Module

INLZ shall be as given in Figure 3. Controls and address to set and run INLZ are given in notes thereon. INLZ clears all assignments, if any, and flags. It initializes all internal tables.

#### 3.2.2 Loop (LOOP) Module


LOOP shall be as given in Figure 4. Background testing can be added to this at any time as growth software.

#### 3.2.3 SC Write Fault (SCWF) Module

SCWF shall be the interrupt routine of Figure 5. Hardware interrupt vectors and addresses are given. This routine endeavors notify the SC if a write is attempted to T.G. instruction memory during times of memory-protect. The T.G. RP-16 4K word memory is two-port, one for the Daisy Chain (DC) bus, and the other for the T.G. RP-16. The memory is

## FIG. 3 INITIALIZE

PAGE 1 OF 3



NOTES: 1. INITIALIZE address 0000<sub>16</sub> is set for any:

- SC Daisy Chain Master Clear - DCATCL
- LCP Master Clear - MCLTCL
- SC TG External Control "Initialize"
- LCP Control "STOP" and "by inverting Addr. 0000<sub>16</sub>.

2. Subsequent Jumps to INITIALIZE RUN either:

- SC TG External Control "NEWSTART"
- LCP Control "START" (at Addr. 0000<sub>16</sub>)

11/28/76  
11/28/76

## FIG. 3 (CONT'D) INITIALIZE


ADDED 11/27/76

PAGE 2 OF 3

SFS IS START OF  
FM GEN PRE-OPER.  
SINT3 TABLE II.A

SFA IS START OF  
FM GEN ALLOCATION  
(OPER.) TABLE II.A


EN 13 FM GEN No.



11/29/76  
Howard McDaniel

## FIG. 3 (CONT'D) INITIALIZE


PAGE 3 OF 3



2/28/76

H. Mederlin

## FIG. 4      LOOP



NOTES: 1. LOOP is ENTERED WITH

Jump from;

- a. INITIALIZE (INLB),
- b. Return from any  
other INTERRUPT  
ROUTINE MODULE

2. Cumulative Test is


Count of Loop entries

Subsequent to INLB.

This is a check during  
DEVPMT. TESTS

J. W. Mueller  
1/23/76

## FIG.5 SC WRITE FAULT



## \*NOTE:

1.  $175377_8$  Addr. sets SC INTR(8) on the Daisy Chain B:15. The Bus has no INTR ACK. Hence -

2. The INTR RQS (B) remains set until:

- a) SC addresses  $005775_8$ , or
- b) SC issues DC MCD, or
- c) If programmed, TG RP-12 "RESET XTRNL", i.e. OPRST.

1/26/90  
S/P M.G. [Signature]

**RAYTHEON**RAYTHEON COMPANY  
LEXINGTON, MASS. 02173

CODE IDENT NO.

SPEC NO.  
53959-HM-0412

49956

SHEET  
13 OF 47 REV

partitioned with T.G. instructions, data, and working space in all but 8 locations. It is the bulk of this memory except the 8 locations for SC messages that is at times protected to DC writes. An SC Daisy Chain Master Clear, DCMCL always opens all memory to DC write. Any time a message is transferred through any of the 8 message locations the bulk of memory is protected from DC writes. If while protected a DC write is attempted, DC ACKnowledge is hardware returned to prevent hanging the bus, even though data is not written. The T.G. RP-16 receives the interrupt and in turn attempts to notify the SC as shown in Figure 5. The 4K memory is open to DC read all the time. The two port is used to facilitate loading T.G. RP-16 program directly from the DC bus.

### 3.2.4 SC Assignment-Frequency, ACN (SCAFA)

SCAFA shall be the interrupt routine of Figure 6. Note that the Frequency Update Subroutine (FUP) is used in this service. Return to LOOP is from FUP.


### 3.2.5 SC Technique-Channel Assignment (SCTA) Module

SCTA shall be the interrupt routines of Figure 7. This module retrieves all generator parameters from T.G. Techniques Program memory and loads the proper generators. Where the limited number of RAN-RAP/RGPO generators are needed, the routine performs a resource management allocation by finding an unused generator for the current program. It remembers to which channel the generator is assigned.

### 3.2.6 SC Technique-Channel Parameter Change or Dismiss (SCTCC) Module

SCTCC shall be the interrupt routines of Figure 8. This module changes any parameters of a currently assigned Technique Program per the SC message. The Technique Program stored in Technique Program memory remains as originally loaded. If the change is in use of the Auxiliary Bus for Frequency and/or ACN, the routine fills in the balance of the word as stored in Techniques

## FIG.6 SC ASSIGNMENT - FREQ, ACN



7/26/76  
H.R. Mead

## FIG. 7 SC TECHNIQUE-CHANNEL ASSIGNMENT

REDONE REVISED  
11/30/76 12/10/76

PAGE 1 OF 4

TO ADD TWO FM  
GEN'S.CFN IS CONNECTION  
MEMORY FM GEN NO.  
TEMP. STOREAGE LOCATION

SCTCA

INTR 000102<sub>8</sub>005772<sub>8</sub>

TW IS TECH. WORD

bit 15

→ 005777<sub>8</sub>

STORE: ZERO → STAT

CLEAR SC MSG

Flag-bit 15

CH IS CHANNEL

TN IS TECH. NO. \*2

TECH NO. # 8 -

P3 IS (TECH) PROG START-006000<sub>8</sub> -GL IS GEN. LOAD ADDR-175000<sub>8</sub> -PW IS  
PARAMETER WORD

D/2

DISABLE RPLO  
STORE STATE  
CLR CFNLOAD & STORE:  
TW → TW  
STORE:  
BIT 15 → STATMASK R-BYTE:  
TW → CH  
MASK L-BYTE:  
TW → TNROTATE;  
TN left 2 PILES  
LOAD:  
PS → BLOAD:  
GL → X  
ADD:  
X + CH → XLOAD & STORE:  
BTIN → PWMASK BIT 15-12  
OF PW → CDCD = 8  
?CD = 10  
?

A/2

YES

YES

NO

B/3

C/4


FM GEN NEEDED

RR/RSPGEN  
NEEDEDHoward McQuillan  
11/30/76

FIG. 7 SC TECH-CHAN ASSESS  
(CONT'D)

PAGE 2 of 4

RESONE 13/01/76



Howard McFaddin  
12/10/76

FIG. 7 SC TECHNIQUE-CHANNEL ASSESS  
(CONT'D)

REDONE 11/30/76


REDDONNE 2/10/76

(cont'd)

FN IS FM GEN. No.

SFA IS START OF FM GEN  
ALLOCATION (OPERATION) TABLET A

CRS IS CHANNEL  
RESOURCE  
STATUS BASE  
ADDR-TABLE II



FORMAT FOR  
W.O. CODE 12  
CONNECTION  
MEMORY

FOR ASSUMED  
RIGHT JUSTIFIED  
UNTIL LAST  
STEP HERE

FORMAT FOR  
WD CODES  
B#9  
FM GEN.

GOOD BRANCH  
FM GEN  
ASSIGNMT

Howard McCallister  
12/11/0176

FIG. 7 SC TEAM-CHAN ASSEMBT  
(CONT'D)


PAGE 4 OF 4

REDONE 11/30/76

REVISED 12/10/76

RN IS RR/RGPO GEN NO.

SRA IS START OF  
RR/RGPO SEN.  
ALLOCATION (OPERATION)  
TABLE II



RN ASSUMED  
RIGHT  
JUSTIFIED

GOOD  
BRANCH  
RR/RGPO  
GEN  
ASSIGNED

Howard McDaniel  
11/30/76  
12/10/76

FIG. 3 SC TECHNIQUE-CHANNEL PARAMETER CHANGE  
OR DISMISS

PAGE 1 OF 4





Fig. 3

SETUP/CHNG PGM. CH &amp; RETURN

SETSC (Contd.) PAGE 2 of 4



This routine changes AUX Bus Assignment or FREE for this channel per SC command

} Fetch Tech. Memory END word.


Combine Tech. Memory XPD, RPR, & C words of END word with new Aux Bus Assignment of PA

J R McDowell  
1/23/76

FIG. 8 SC TECH-CHAN PARAM. CHG OR DISMISS  
SETCC (CONT'D)

REDONE 12/10/76

CRS IS CHAN-RESOURCE  
STATUS ADDR BASE  
TABLE II



RN IS RR/RSR GEN NO.  
ASSIGNED TO THIS  
CHAN

SRA IS RR/RSR GEN  
ALLOCATION TABLE II

DR IS DISMISS RR/RSR GEN  
AND EQUALS X'8000'

FN IS FM GEN NO. ASSIGNED  
TO THIS CHANNEL

SFA IS FM GEN ALLOCATION  
TABLE II A

DF IS DISMISS FM GEN  
AND EQUALS X'8000'

PAGE 3 OF 4

THIS ROUTINE DISMISSES  
A CHAN ASSMT INCLUDING  
RESOURCES REQUESTED AND/OR  
FM GEN IF ASSIGNED

- FN ACT JUSTIFIED

Howard McQuiller  
12/10/76

FIG. 8 SC TECH-CHAN PARAM. CHG OR DISMNS  
SCTLC (CONT'D)

REDSNE 12/10/75


CD IS (GEN) CODE

CRS IS CHAN-RESOURCE  
STATUS ADDR : BAEF  
TABLE II

FN IS FM GEN. NO. ASSIGNED  
TO THE CHAN.

RN IS RR/RGP GEN. NO.  
ASSIGNED TO THE CHAN.

RR/RGP GEN.  
PARAM. CHANGE



PAGE 4 of 4

FM GEN  
PARAM.CHANGE

NOTE: CHANGE FOR:

ANGLE TECHN'S,  
RGN TECHN'S,

ARE  
SERVICED WITHOUT  
DATA OR ADDR  
MODIFICATION(S)

Forward to Beaudette  
12/10/75

**RAYTHEON**RAYTHEON COMPANY  
LEXINGTON, MASS. 02173

CODE IDENT NO.

SPEC NO.  
53959-HM-0412

49956

SHEET  
22 OF 47 REV

Program memory. This module alternatively dismisses a particular Channel-Technique assignment. See notes of Figure 8 for codes. The routine for channel-technique dismissal also performs the resource management update of RAN-RAP/RGPO generator allocations.

### 3.2.7 SC Program Control (SCPC) Module

This module is a growth module to allow great flexibility to enable the TG RP-16 to execute instructions sent by the SC. The hardware is designed to accomodate this, but currently the SC External Control via hardware address is sufficient. See Figure 10 of 53959-HM-0410.

### 3.2.8 Channel-VCO Frequency Set-on (CVFSO) Module

CVFSO shall be the interrupt routines of Figure 9. This routine is requested every 0.1 second by each channel-technique assigned. It currently is a linear integration of error correction. Growth software could provide other correction to include even a transfer table for VCO tuning command to frequency output. The routine calls subroutine Convert and Load Tuning (CLT) to select VCO subband and tuning, within subband.


### 3.2.9 Auxiliary Bus Frequency (ABFR) Module

ABFR is the interrupt routine of Figure 10. This routine services frequency assignment updates for response-assigned channels, whose assignment includes Auxiliary bus update enable. The module uses the Frequency Update (FUP) subroutine which exits directly to LOOP.


### 3.2.10 RAN-RAP Cover (RRC) Module

RRC is the interrupt module of Figure 11. As noted thereon, this function is performed for each of the four RAN-RAP/RGPO generators. List I of paragraph 3.3 gives the priority level and least significant octal addresses for each generator service module. This module uses RAN-RAP A version (RRA) subroutine and generates a single element RAN-RAP. Internal

## FIG. 9 CHANNEL-VCO FREQUENCY SET-ON



## FIG. 10 A4X Bus FREQUENCY



F. McCallister  
7/24/74

# FIG. 11. RAN RAP COVER

NOTES: 1. There is one of these programs for each of 4 RR/RSPO Gens

2. SEE LIST III for LVL, EVEN, ODD ASSNTS.

WA is Word A

WB is Word B

17534 (Even)<sub>8</sub>

17534 (Odd)<sub>8</sub>

RRA is RAN RAP -  
A VERSION

CC is CEELECOGNT SET  
by RRA subroutine

{ PL is pulse storage  
start addr. \*

{ CC is relative storage  
cell location of  
a pulse-delay

EG is EARLY COMMIT GATE  
DELAY

LG is LATE COMMIT GATE  
DELAY

\* See TABLE II

RRC INTR 0000 (LVL) <sub>8</sub>

DISABL RPTLD  
STORE STATE

LOAD:  
RWA → WA  
LOAD  
RWB → WB

RRA

X'0B3F' CCL0 ?

No

YES

STORE:  
PL+CC → RS  
DECRT:  
CC-1 → CC

17534 (Even)<sub>8</sub>

X'0B3D'

STORE:  
EG → RG  
STORE:  
LG → RG

17534 (Odd)<sub>8</sub>

17534 (Odd)<sub>8</sub>

X'0B3E'

RESTORE STATE

RG is RR Gen  
Commit Gate  
Mem. addr.

RETURN

PL. m. 2/11  
1/29/76

**RAYTHEON**RAYTHEON COMPANY  
LEXINGTON, MASS. 02173CODE IDENT NO.  
**49956**SPEC NO.  
**53959-HM-0412**SHEET  
**26 OF 47**

REV

pulse delay storage shall be as in Table III.

### **3.2.11      RAN-RAP Cover and Early (RRCE) Module**

RRCE is the interrupt module of Figure 12. The description of paragraph 3.2.10 is generally the same except these routines generate a two-element RAN-RAP.

### **3.2.12      RAN-RAP Cover and Late (RRCL) Module**

RRCL is the interrupt module of Figure 13. This is another two-element RAN-RAP similar to paragraph 3.2.11.

### **3.2.13      RAN-RAP Cover, Early and Late (RRCEL) Module**

RRCEL is the interrupt module of Figure 14. This is a three-element RAN-RAP built up from the single element of paragraph 3.2.10. Note that growth software can have many variations in delay pulse configurations for this RRCEL as well as for RRC, RRCE, and RRCL.

### **3.2.14      Range Gate Pull Off (RGPO) Module**

RGPO is the interrupt module of Figure 15. As noted thereon this function shall be performed for each of four RR/RGPO generators. List I gives the priority levels and addresses.

### **3.2.15      Frequency Update (FUP) Subroutine**

FUP is the subroutine of Figure 16. As noted thereon frequency assignment modules SCAFA and ABFR shall use the subroutine. Internal tables used are those of Table I. Essentially this subroutine shall update the tuning of each of four VCO's by the same amount the channels assigned frequency is changed. Growth software can have a more complex tuning update if tests with MAAS equipment indicate a need. FUP uses the subroutine Convert and Load Tuning (CLT).

# FIG. 12 RAN RAP COVER AND EARLY

NOTES: 1. There is one of these programs for each of 4 RR/RAPs SENS

2. See TABLE II for LVL, EVEN, ODD ASSEMBLY

WA is word A

WB is word B

17534(EVEN)<sub>8</sub>

17534(ODD)<sub>8</sub>

RRA is RAN RAP A VERSION

CC is CELL Count Set by RPA

{ PL is pulse storage start addr. \*

CC is also relative Storage cell location of pulse delay

EG is Early Commit Gate delay


LG is Late Commit Gate delay

EO is Early (Element)

Offset, currently 4 usec

17534(EVEN)<sub>8</sub>  
RS is RRGEn, pulse delay mem. addr.

\* See TABLE II



## FIG. 13 RAN RAP COVER AND LATE

NOTES: 1. There is one of these programs for each of 4 RR/RGPD Gen's.  
 2. See LIST I for LVL, EVEN, ODD ASSMNTS.

WA is word A  
 WB is word B

17534(EVEN)<sub>8</sub>17534(ODD)<sub>8</sub>

RRA is RAN RAP  
 A VERSION

CC is Cell Count Set by RRA


{ PL is pulse storage start addr. \*

CC is also relative  
 Storage cell location of pulse delay

EG is Early Commit Gate delay

LG is Late Commit Gate delay

LO is Late (Element) Offset,  
 Currently 4 + 6 usec



RS is RRGEn pulse delay mem. addr.

\* SEE TABLE II

RG is RRGen Commit Gate Mem. Addr.

JR Muller  
7/30/76

## FIG. 14 RAN RAP-COVER, EARLY AND LATE

Page 1 of 2

NOTE 5: 1. There is one of these programs for each of 4 RQ/R6P3 GENS.

a. See LIST I for LYL, EVEN, ODD ASSMTS

WA is word A

WB is word B

RRA is RAN-RAP, 17534(EVEN)  
A VERSION  
17534(ODD)

RRCEL

INTR. 0000 (LYL) 3<sub>0</sub>

DISABLE RPT20  
STORE STATE


LOAD:  
RWA → WA  
LOAD:  
RWB → WB

RRA

A

Al M. Zeller  
7/30/70

FIG.14 RAN RAP-COVER, EARLY, AND LATE  
(CONT'D) PAGE 2 of 2



CC is Cell Count set by RRA

PL is pulse storage start addr \*

CC is relative storage cell location of pulse delay

EG is Early Commit Gate delay

LG is Late Commit Gate delay

EO is Early (Element) Offset, currently 4 usec.

LO is Late (Element) Offset, currently 4-6 usec.

\* See TABLE III

## FIG 15 RANGE GATE PULL OFF

Page 1 of 2

NOTES: 1. There is one of those programs for each of 4 RR/REP GEN'S

2. SEE LIST I for LVL, EVEN, ODD ASENTS

WB is WORD B

17534(ODD)

WA is Word A

PW is Pulse Width 17534(EVEN)

PW3 is start of pulse

width conversion table.

X'0B85'

PR is pretrigger,

currently 25.6 usec.


LSB = 62.55 nanosec. X'0BE1'

CV is cover plus delay

PD is pull-off Delay

SS is scratch pad delay

STROBE



17534(ODD)

RG is GEN

Commit Gate

Mem. Addr.

STORES LATE  
(END OF) COMMIT  
GATE

J.R. Mueller  
7/26/76


FIG. 15 RANGE GATE PULL-OFF  
(CONT'D)

TH is Threshold Delay  
for Cover Start and  
AMI check, currently  $\approx 24\text{ usec}$   
LSB = 62.5 nanoseconds

TD is TUNING  
DELAY, CURRENTLY  
 $\approx 10.1\text{ usec}$ .  
LSB = 62.5 nanoseconds


bit 11 of WB is  
AMI bit  
 $1 \rightarrow \text{AMI}$   
 $0 \rightarrow \text{AMI}$

PAGE 2 of 2



HR modified  
7/26/94

FIG.16 FREQUENCY UPDATE  
SUBROUTINE Page 1 of 2




\* See TABLE I for Freq. & Tuning Tables-Structures.

ARMED  
11/27/76

FIG. 16 FREE UPDATE SWR. (cont'd)  
FIG 16

Page 2 of 2



**RAYTHEON**RAYTHEON COMPANY  
LEXINGTON, MASS. 02173

CODE IDENT NO.

SPEC NO.  
53959-HM-0412

49956

SHEET  
35 OF 47

REV

**3.2.16**Convert and Load Tuning (CLT) Subroutine

CLT is the subroutine of Figure 17. This subroutine shall convert the calculated absolute tuning frequency to tuning frequency by subband designation and relative subband tuning command. This routine assumes an upper subband VCO in the MAAS transmitter. It includes hysteresis for overlap of subbands, and assumes subband tuning is proportional above a lower value for each subband. The overlap and the lower values of each subband are programmable.

**3.2.17**RAN-RAP A Version (RRA) Subroutine

RRA is the subroutine of Figure 18. This subroutine sets up the basic element pulse delay patterns for all RAN-RAP programs. It also sets up the basic commit gate start and end.

**3.3****STORAGE AND PROCESSING ALLOCATION**

The Technique Generator RP-16 Controller memory allocations are given in Figure 15 of reference 53959-HM-0410. Of the 4K-word memory, the upper 1K is currently allocated to T.G. Techniques Program memory. Within the remaining 3K, the software instructions and data objects of this CPDS are to fit. All other addresses are given in the cited reference and listed herein where needed.

Tables I through III are the important internal data-object tables for the T.G. Controller Program. Use of these tables is given in the appropriate functional description of paragraph 3.1. List I gives the RR/RGPO Generators priority and address assignments. List II summarizes important program data objects. List III allocates total RP-16 address space, including programs and data.

**3.4****COMPUTER PROGRAM FUNCTIONAL FLOW**

Program flow is described in paragraph 3.1 and Figure 1, and 2. Interrupt levels and assignments are given therein.

FIG. 17 CONVERT AND LOAD TUNING  
(TO TUNING MEMORY) SUBROUTINE

Page 1 of 2

SUBROUTINE IS  
ENTERED FROM  
CALLERS  
CVFS0 OR FUP  
- Needs Correct  
Register States

This start of  
TUNING MESSAGE

175200,

SB is SUBBD INDICATOR  
0 = LOWER  
1 = UPPER

LL IS LIMIT OF LOWEST S400D,  
CURRENTLY  $\approx$  12.6 GHz  
LSB = 1.25 MHz

AT IS ABSOLUTE TEWING X'OBDE  
from Caffer

LT is lower (SUBBD)  
Threshold  
currently = 8GHz  
LSB = 1.25 MHz

See Batters For

X 4 CV

X 15 ST X'0868'

```

graph TD
    A1[/C12/] -- LT --> B1[STORE: AT -> X+CV  
54B:  
AT - LT -> A]
    A2[/D12/] --> B2[STORE: A -> B+CV]
    B2 --> C[RESTORE STATE]
    B1 --> C
    style A1 fill:#fff,stroke:#000,stroke-width:1px
    style A2 fill:#fff,stroke:#000,stroke-width:1px
    style B1 fill:#fff,stroke:#000,stroke-width:1px
    style B2 fill:#fff,stroke:#000,stroke-width:1px
    style C fill:#fff,stroke:#000,stroke-width:1px
  
```

The flowchart illustrates the execution of the `STORE` instruction for the `AT` register. It begins with a decision point `C12` (left). If `C12` is true (indicated by a circle with a dot), the instruction `AT - LT -> A` is performed, and the program flow continues to the `RESTORE STATE` block. If `C12` is false (indicated by a circle with a cross), the flow proceeds to the next step. This step involves a decision point `D12` (left). If `D12` is true, the instruction `A -> B+CV` is performed. Finally, the program reaches the `RESTORE STATE` block.

Go To upper subsp

STORES  
1 bit/15 → 58

B/2

NOTE: AT  
2435R = 0.

LEAVES SUBSIDED  
FL 20

STOKES Relative tuning of  
Subsd Freq.  
General

Note: This supports

CAN BE EXPANDED TO  
INCLUDE VCO TUNING  
CURVES IF LATER VCO  
TESTS SO INDICATE

RETURNED TO  
CALLER


Mr. McCallie  
7/27/76

FIG17 CONVERT AND LOAD TUNING  
S48 ROUTINE (CONT'D)

UT IS UPPER S48BD  
THREE

Should be  $\approx 11.8$  GHz  
LSB = 1.25 MHz

X is from Collet,  
X = 3T



Page 2 of 2

UPPER SUBBD  
TEST

Go to lower  
SUBBD

TR is a temporary register  
for upper subbd relative  
tuning.

STORE ABSOLUTE TUNING  
AND SUBBD FLAG.

Moves Flag from  
bit 15 to bit 12, and includes rel.  
tuning for storage  
in Tuning  
MEMORY.

HP m 2000  
1/29/96

FIG. 18 RAN RAP A VERSION  
SUBROUTINE

Page 1 of 3

RRA

MASK X'0E00'

PW is pulse width X'0B85'

PWS is start of pulse width  
Conversion table  
TABLE IIIPR is pretrigger,  
currently = 25.6 μsec  
LSB = 62.5 nanosecCV is cover pulse  
start

CC is CELL COUNT

PD is Primary Delay

PP is Primary Pull direction

FG is Fixed Gate delay

FG#8

PL is pulse storage start X'0B40'

MASK:  
RPW of WA  $\rightarrow$  PW  
LOAD:  
PWS  $\rightarrow$  BLOAD:  
B + PW  $\rightarrow$   $\frac{PW}{2}$ SUB:  
PR - PW  $\rightarrow$  A  
LOAD: 2  
A  $\rightarrow$  CVSTORE:  
A  $\rightarrow$  PLMASK R-byte of  
WA  $\rightarrow$  PD  
MASK bit 3 of  
WA  $\rightarrow$  PPMASK from WA  
RFG  $\rightarrow$  FG  
SHIFT FG left  
3 bits  $\rightarrow$  FG

MASK X'F000'

LOAD:  
1  $\rightarrow$  CC

X'0B3F'

STORES  
DROP  
PLS  
+ PRIM.ADD:  
CV + FG  $\rightarrow$  A  
STORE:  
A  $\rightarrow$  PL + CC

YES

FGLPD

?

No

PULL

OUT

No

PP = 1

Yes

Pull

IN

No

FGLPD

Yes

No

INCRT:


SUB:  
CV - FG  $\rightarrow$  A  
STORE:  
A  $\rightarrow$  PL + CCSTORES  
DROP  
PLS  
- PRIM.EP is Early Primary  
PULSE  
DelayLP is Late Primary  
PULSE  
DelayADD:  
CV + PD  $\rightarrow$  A  
STORE:  
A  $\rightarrow$  PL + CCSTORE  
DELAY PLS  
- PRIM POSADD:  
 $\frac{2 \times PL + A}{2} \rightarrow A$ STORE:  
A  $\rightarrow$  EP  
STORE:  
CV  $\rightarrow$  EPSUB:  
CV - PD  $\rightarrow$  A  
STORE:  
A  $\rightarrow$  PL + CCSTORE DELAY PLS  
- PRIM NEGSTORE:  
A  $\rightarrow$  EPADD:  
 $\frac{2 \times PW + CV}{2} \rightarrow A$   
STORE:  
A  $\rightarrow$  LP

A/2

J.W. McQuillen  
1/29/76

FIG. 18  
RAN-RAP A VERSION  
SUBR. (CONT'D)

Page 2 of 3



HR 1/21/14  
7/21/14

FIG. 1B  
RAN-RAP (A VERSION  
548R (CONT'D))

Page 3 of 3

LG is Late Commit  
Gate Delay  
@ X'0B3E'




TABLE I FREQUENCY AND TUNING LOCAL DATA  
STRUCTURES

ADDRESS CH	DATA LSB = 1.25MHz.
SF + $O_H$	FREQ ( $O_H$ ) 14 bits
• • •	• • •
SF + $F_H$	FREQ ( $F_H$ )

ASSIGNED FREQUENCY TABLE

ADDRESS CV	DATA IS AT = Absolute Tuning LSB = 1.25MHz. AND
ST + $O_H 0_8$	TUN ( $O_H 0_8$ )
ST + $O_H 1_8$	TUN ( $O_H 1_8$ ) BIT 15
ST + $O_H 2_8$	TUN ( $O_H 2_8$ ) 0 → SUBBD 1-Lowbit
ST + $O_H 3_8$	TUN ( $O_H 3_8$ ) 1 → SUBBD 2-High
• • •	• • •
ST + $F_H 0_8$	TUN ( $F_H 0_8$ )
ST + $F_H 1_8$	TUN ( $F_H 1_8$ )
ST + $F_H 2_8$	TUN ( $F_H 2_8$ )
ST + $F_H 3_8$	TUN ( $F_H 3_8$ )

TUNING TABLE

ALSO SEE LIST III

NOTE: These are used in Freq. update (FUP) subroutine, and  
CHANNEL-SCO freq. select (CSYFSC) module.

A.R. McDonald  
7/30/76

TABLE II CHANNEL-RESOURCE, AND RESOURCES  
LOCAL DATA STRUCTURES

CRS IS CHANNEL-RESOURCE STATUS ADDR. BASE	ADDRESS CH	DATA-bits			FN - OCTAL 0 - NONE 1 - GEN #1 2 - GEN #2
		15, 14	13 - 3	2 - 0	
USED BY INITIALIZATION (INLZ) MODULE,	CRS + OH	FN	ZERO	RN	RN - OCTAL 0 - NONE 1 - GEN 1 2 - GEN 2 3 - GEN 3 4 - GEN 4
SC TECH ASSIST (SCTA) MODULE AND SC TECH-CH PARM. CHS OR DISMISS MODULE (SCTC).	CRS + FH	FN	ZERO	ANT	

CHANNEL-RESOURCE TABLE

SRS IS RR/RGPO GEN STATUS ADDR. START	ADDRESS SRS + 18	DATA-KEY		HEX 54   MEANING 0   AVAILABLE 1   NOT AVAILABLE
		RN	RR/RGPO GEN #	
USED BY INITIALIZATION (INLZ) MODULE	SRS + 48	0005H	- - -	
		0005H	- - -	

RR/RGPO GENERATOR PRE-OPERATION  
STATUS TABLE

SRA IS RR/RGPO GEN. ALLOCATION ADDR	ADDRESS SRA + 18	DATA KEY		HEX A4   MEANING 0   NOT ALLOCATED 1   ALLOCATED
		RN	RR/RGPO GEN #	
USED BY INITIALIZATION (INLZ) MOD, SC TECH ASSIST, (SCTA) MODULE, AND SC TECH-CH DISMISS (SCTC) MODULE	SRA + 48	000AH	- - -	
		000AH	- - -	

RR/RGPO GENERATOR ALLOCATION  
(OPERATION) TABLE

ALSO SEE LIST III

NR Tech bullet  
1/30/76  
1/29/76  
REVISED 1/29/76

TABLE II A RESOURCES LOCAL DATA  
STRUCTURE CONTINUED

	ADDRESS	DATA	HEX	HEX
	FN FM GEN #			
SFS 15				
FM GEN	SFS + 1	0005 <sub>16</sub>		
STATUS	SFS + 2	0005 <sub>16</sub>		
ADDR				0 MEANS AVAILABLE
STAR5				1 NOT AVAIL- ABLE

USED BY FM GENERATOR PRE-OPERATION  
INLE MOD.

FM GENERATOR PRE-OPERATION  
STATUS TABLE

	ADDRESS	DATA	HEX	HEX
	FN FM GEN #			
SFA 15				
FM GEN	SFA + 1	000A <sub>16</sub>		
ALLOCATION	SFA + 2	000A <sub>16</sub>		
ADDR				0 MEANS AVAILABLE
				1 NOT AVAIL- ABLE

USED BY FM GENERATOR ALLOCATION  
INLE, SFTA,  
SATE, MODS.

FM GENERATOR ALLOCATION  
(OPERATION) TABLE

Howard McQuillan  
11/29/70

TABLE III RAN-RAP PULSE DELAY STORAGE,  
AND PULSE WIDTH CONVERSION TABLE

ADDRESS CC	DATA
PL is pulse storage start PL + 0 CC is cell count	bits 7-0 used LSB = 62.5 Microsec: PULSE DELAY (1)
Used by All RAN-RAP Modules AND Subroutine.	NOTE: ALLOW FOR 2 1/2 LOCATIONS PULSE DELAY (4)
PL + 5	

RAN-RAP PULSE DELAY TABLE

ADDRESS PW Pulse Width Code	DATA - $\frac{PW}{2}$ bits 5-0 LSB = 62.5 nusec
PW + 18	1.5 usec = 308
+ 38	1.0 usec = 208
+ 58	0.5 usec = 108
+ 68	0.25 usec = 48

PULSE WIDTH CONVERSION TABLE

ALSO SEE LIST III

H.R. MC 2000  
1/30/74

**LIST I: RR/RGPO GENERATORS,  
PRIORITY LEVEL, AND ADDRESS  
LSB ASSIGNMENTS**

GEN#	(PRIORITY) LVLS	WRITE ADDRESS		34583 # ODD <sub>3</sub>
		EVEN <sub>0</sub>	*	
1	5	0	1	
2	4	2	3	
3	3	4	5	
4	2	6	7	

\* PULSE STROBE DELAY MEMORY

II COMMIT GATE DELAY MEMORY

J.R. Mc Gullion  
1/30/76

## LIST 22 Important Data-Objects and Users

REF.	DATA ITEM	USINGS MODULE(S) OR SUBROUTINE(S)
CT	Count - No. Load entries after TBL 2	TBL 2, 2000
CRS	Channel Resource Table Start	TBL 2, SCR, SCRC
SRS	Start of Resources Statistics Table - Programmable	TBL 2
SRA	Start of Programs Allocation Table - During Run	TBL 2, SCTA, SCRC
PS	(Technique) Program Start - 0060000 Program.	Pre-Ran SCTA, SCRC
SF	Start of Frequency (Assignment) Table	CRSS, FUP
ST	Start of Timing (Associated) Table	RRC, RRA, RRC RRC, RRC
P1	Pass Storage Start	
EG	Early (Commit) Gate - start	RRC, RRA, RRC RRC, RRC
LG	Late (Commit) Gate - end	RRC, RRA, RRC RRC, RRC
TD	Timing Delay	RRC Programmable
PR	Programmer Delay	Pre-Ran Programmable RRA

## LIST 22 (Cont'd) IMPROVING DATA-OBSTACLES AND USES

REF.	DATA STREAM	USAGES
EO	Early (Element) Offset Programmable	MOUSE(S) OR SUBROUTINES RACE, RACE
LO	Late (Element) Offset Programmable	PACK, RACE
PWS	Pulse Width Conversion Table Programmable	RRA
C4	Channel Variable 0 thru 15	TABLE, SETA, SETC, CROSS, ASER
AN	REFINED. GEN. ALG. Variable 1 thru 43	TABLE, SETA, SETC SATA
TR/28	Technique No. VAR. 0000 through 17708	SETA, SETC
CC	Cell Count R/W-RP delay pulse No. VARIABLE	RQS, RRA, RRC, PACK, RACE
TH	Threshold Delay for Cover Insertion Programmable	PRE-RUN RQS
LL	lower/adjusted limit times (highest) programmable	PRE-RUN CLT
LT	Lower Sustained Threshold Time Sec. Programmable	PRE-RUN CLT
LT	Upper Sustained Threshold Time Sec. Programmable	CLT

11/30/96  
JL



RAYTHEON COMPANY  
LEXINGTON, MASS. 02173

CODE IDENT NO.

SPEC NO.

53959-HM-0412

49956

47 SHEET  
OF 47

REV

### 3.5 PROGRAMMING GUIDELINES

Object program shall be machine code suitable for loading from the System Controller (SC) via the Daisy Chain (DC) bus. During development object program shall be available on paper tape for loading via a TTY terminal directly into the T.G. The latter includes an Asynchronous Line Control Module (ALCM) for TTY interface and a Hardware Loader program to accept inputs. Word formats and addresses are given in Figures 15, 16 and 17 of reference 53959-HM-0410.

Source programming can be in assembly language. The source program can be converted to object program using either the RP-16 Assembler, reference Equipment Division II, or the ESD Nova Cross-Assembler for the RP-16. RP-16 instructions and functions are described in reference Equipment Division I.

**LIST III TGU RP-16 ADDRESS  
SPACE PAGE 1 OF 4**

LOCATION HEX	DATA	DATA TYPE
0000	VECTOR ADDR. "INL2" = X'0050'	(START OF 4K MEM) DEFINED 1 <sub>10</sub>
0001	INTERRUPT VECTOR ADDR'S	DEFINED
0002	CURRENT & GROWTH	DURING CODING & ASSY. 111 <sub>10</sub>
006F	SEE TGU HARDWARE SPEC	
INL2 = 0070	T.G. PROG. INSTR's & START INL2 & PROG. DATA NOT ELSEWHERE	INSTR & DATA
0070		912 <sub>10</sub>
0071		
0072		
0073		
0074		
0075		
0076		
0077		
0078		
0079		
007A		
007B		
007C		
007D		
007E		
007F		
03FF	ESTIMATED LIMIT OF 1 PROG. INSTR/ DATA	
0400	GROWTH	1853 <sub>10</sub>
		
	↑ STACK	
STACKI-1 = 0B3C	TOP OF STACK USED	VAR.

TOTAL = 2877

HR: *Richard J. Smith*  
9/19/76

## LIST III TGU RP-16 ADDRESS

REVISED  
11/29/76

SPACE (CONT'D) PAGE 204

LOCATION HEX	DATA	DATA TYPE
EG = OB3D	EARLY GATE - RAN-RAP	VAR. 1 <sub>10</sub>
LG = OB3E	LATE GATE - RAN-RAP	VAR. 1 <sub>10</sub>
CC = OB3F	CELL COUNT - # RR PL's	VAR. 1 <sub>10</sub>
PL = OB40	PULSE STORAGE FOR RAN-RAP	VAR. 24 <sub>10</sub>
...		
OB57		
SF = OB58	FREQ (ABSOLUTE) FOR CHANNEL ASSIGNMENTS - TABLE I	VAR. 16 <sub>10</sub>
OB67		
ST = OB68	TUNING (ABSOLUTE) FOR CHAN- VCO ASSIGNMENTS - TABLE II	VAR. 64 <sub>10</sub>
...		
OB87		
CRS = OB88	CHANNEL-RESOURCE TABLE - TABLE III	VAR. 16 <sub>10</sub>
SFA = OB89	BASE } FMGEN. CURRENT OB89 } OPERATION ALLOCATION OB8A } TABLE II A	VAR. 3 <sub>10</sub>
SFS = OB8B	BASE } FM GEN. PRE-OPR. OB8C } GEN#1 } STATUS TABLE II A OB8D } GEN#2 } OB8E } OB8B } NOT USED - RESERVE	PRE-PROG'D 30
V = OBDC	HIGHEST No.'s VCO. For MAAS enter 1.*	PRE- PROG'D 1 <sub>10</sub>

\* Note: TGU can handle 3, i.e. four VCOs  
VCO's are numbered 0, 1, ...

PL. McDaniel  
11/29/76  
11/29/76  
Rev. 11/29/76

LIST III TGU RP-16 ADDRESS  
 SPACE (CONT'D) PAGE 3 OF 4

LOCATION HEX	DATA	DATA TYPE
LT = OBDD	LOWER SPEED THRES. TUNE	PRE-PROGRAM (USE VALUES IN Block CHARTS)
LL = OBDE	LOWER SPEED HI LIMIT TUNE	
LT = OBDF	UPPER SPEED THRES TUNE	
TH = OBEO	THR.DELAY FOR COVER, AMI RSPO	
PR = OBEE	RR/RSPO PRE-TRIG DELAY	8,10
TD = OBEZ	RR/RSPO TUNING DELAY	
LO = OBE3	RR LATE OFFSET	
EO = OBE4	RR EARLY OFFSET	
PWS = OBE5	PULSE WIDTH CONVERSION TABLE - RR/RSPO	PRE-PROGRAM (USE TABLE III Now)
...		8,10
OBEC		
SRA = OBED	NOT USED - GROWTH	1,0
OBEE	GEN#1 } RR/RSPO GEN. CURRENT	VAR.
...	... } OPERATION ALLOCATION	
OBFI	GEN#4 } TABLE II	4,5
SRS = OBF2	NOT USED - GROWTH	1,0
OBF3	GEN#1 } RR/RSPO GEN. PRE-OPER.	PRE-PROGRAM (PROG. ALL 4,5 AVALBL Now)
...	... } STATUS	
OBFG	GEN#4 } TABLE II	
OBF7	SC-TG MESSAGE REG'S SEE TGU HARDWARE SPEC	VAR.
...		9,10
OBFF		

TOTAL 35  
 DR - 2nd  
 9/8/73

LIST III. TGU RP-16 ADDRESS  
3 PAGE (CONT'D) PAGE 4084

LOCATION HEX	DATA	DATA TYPE
0C00	TECHNIQUE PROGRAM MEMORY	PRB-PRSMO (TO BE SUPPLIED) 1024 <sub>10</sub>
4095 <sub>10</sub>	OFFF 1000 ... SEE TGU HARDWARE SPEC. FOR FORMAT	(END OF 48K MEM.)
F9FF	GROWTH PERIPH.	59,904 <sub>10</sub>
64,000 <sub>10</sub>	FAD0 ... TG INTERNAL PERIPHERALS SEE FLOW CHARTS AND TGU HARDWARE SPEC.	VAR. 256
FAFF		
FB00	GROWTH	256
FBFF		
64,512 <sub>10</sub>	ALCM STATUS/ENTRL REG	VAR. 1,0
FC01	ALCM DATA REG	VAR 1,0
FC02	GROWTH	768 <sub>10</sub>
FEFE		
FEFF	PIN DISABLE REG.	VAR. 1,0
FF00	FIRMWARE PROGRAM - PIN HARDWARE LOADER	FIXED INSTR. 256 <sub>10</sub>
65,535 <sub>10</sub>	FFFF	

TOTAL = 62,464<sub>10</sub>Homedale  
9/8/76

TABLE A. TEST SOFTWARE TECHNIQUES  
PROGRAM MEMORY DATA

PROGRAM	ADDRESS	DATA
No. 9	0C48	0021
XILM, RGN	9	1D82
	A	2140
	B	3000
	C	C004
	D	DB96
	E	F830
No. 13	0C68	0020
XICS-1, RGN	9	1CA4
	A	22A2
	B	3080
	C	C004
	D	D933
	E	F830
No. 31	0CF8	0020
XICS-2, RGN	9	1524
	A	2142
	B	30C1
	C	C003
	D	DF54
	E	F830

TABLE A. TSD SOFTWARE TECHNIQUES  
PROGRAM MEMORY DATA

PROGRAM	ADDRESS	DATA
No. 41	0D48	0020
XASWM-C, RGPJ	9	1692
	A	2142
	B	30C1
	C	A61C
	D	B347
	E	C005
	F	F830
No. 53	0DA8	0020
XASWM-C, RGN, FM	9	1A82
	A	2595
	B	3126
	C	84D4
	D	93C0
	E	C002
	F	D949
	0DB0	F830
No. 65	0E09	000C
XSSWM, RR-3	9	1208
	A	2000
	B	3086
	C	A31B
	D	899C
	E	C004
	F	F830

TABLE A. TGS SOFTWARE-TECHNIQUES  
PROGRAM MEMORY DATA

PROGRAM	ADDRESS	DATA
No. 73	OE48	0020
XASWHT, RR-3	9	1708
	A	2040
	B	3085
	C	A31B
	D	B99C
	E	C004
	↓ F	F830
No. 91	OE D8	0020
RCW, ASWHT-C	9	1480
	A	2281
	B	3147
	↓ C	F520